1.VALW / Power Always or MAIN DC POWER SUPPLY CIRCUIT LINE Power used is DC ( Direct current ) DC voltage in use 19V 3.2A generally but there is also 15V – 20V adapter RANGE voltage used depend on LAPTOP brands. It better to use motherboard manufacture by using Motherboard code ,we would know how much adapter voltage usage.Clavo motherboard manufacture usually use for 18.5V~3.2a Quanta 19V~3.4a Toshiba(15V-19V) , IBM(16V-19V) CompalInventec-Winstron- etc. ).

VALW also supplying adapter current sensor detector detected by charger IC (see datasheet to know how system charging/discharging work) ,When the charger ic sensor detects current adapter present ACIN~ACDET funcion pin on schema )and confirmed to SIO to manage charging system.

Acin / ACEDET is important as the voltage sensor for ic voltage charger to pass (adp) Adapter fets current, passed several resistor voltage 19V voltage scaled according to demand charger ic (V.i.R).. The are standard voltage for sensor each Charger ic.

VALW /Always Voltage The main VALW supply comes from adaptor,Started from DC jack flow to MAIN VALW Circuit.this is a MAIN POWER INSTALATION ON CIRCUIT ,some of using FUSE (F) to safety reason some not.This main power supply circuit using 1 or more P Channel mosfet transistor to maintain stabilized power and distribute power for Charger IC and DC/DC main power supply IC as VCC Power supply.

Laptop Motherboard needs 3V and 5V to power up. This 3V_ALW supply gives power to VSB (voltage switch button), EC Bios IC-EC (embedded controller), SB(South bridge) and more other important component. 5V supply powers devices such as USB, HDD, Optical etc.

Without 3V and 5V Power supply, the mother board will be totally dead.RT8206A/B dual step-down, switch-mode power supply(SMPS) controller generates logic-supply voltages in battery-powered systems. The RT8206A/B includes two pulse-width modulation (PWM) controllers fixed at 5V/3.3V or adjustable from 2V to 5.5V. An optional external charge pump can be monitored through SECFB(RT8206A).

This device also features a linear regulator providing a fixed 5V output. The linear regulator provides up to 70mA output current with automatic linear-regulator bootstrapping to the BYP(pin 9)switchover source voltage input for the LDO.

The RT8206A/B includes “on-board power-up sequencing”, the power-good outputs,internal soft-start, and internal soft-discharge output that prevents negative voltages on shutdown.

INPUT POWER

1.VIN (Pin 6) 6v-25V

Power-supply Input.This input value between 6V to 25V according adapter or battery usage and ADP+power source. VIN is used for the constant on-time PWM one shot circuits. VIN is also used to power the linear regulators. The linear regulators are powered by SMPS1 if VOUT1 is set greater than 4.66V and BYP is tied to VOUT1.

2.ENLDO (Pin 4) 6V-15V

LDO Enable Input. The REF/LDO is enabled if ENLDO is within logic high level and disable if ENLDO is less than the logic low level.This power input between 6V to 15V ,for some other circuit, VIN or B+ is supplied using other diodes. After VIN and ENLDO power present, LDO(pin 7) will having output for 5V, a linear voltage (VL) which is supplied to activate EN1(pin 14) and En2(pin 27).
EN1 is SMPS1 input enable than SMPS output will trigger Upper n channel gate trough UGATE1(pin 15) for 5V .

EN2 is SMPS2 input enable for UGATE2. SMPS output will trigger Upper n channel gate trough UGATE1(pin 15) for 5V .High-Side MOSFET Floating Gate-Driver Output for SMPS1. and swings between PHASE1/2 and BOOT1/2.PVCC (pin 19) PVCC is the supply voltage for the low-side MOSFET driver LGATEx.

Connect a 5V power source to the PVCC pin (bypass with 1uF MLCC capacitor to PGND if necessary). There is an internal 10Ω connecting from PVCC to VCC. Make sure that both VCC and PVCC are bypassed with 1uF MLCC capacitors.PVCC input coming from VL .if LDO no voltage present than PVCC will not triger Lower n channel mosfet.

VCC (pin3) is analog supply input voltage for PWM core. Without this power SMPS will not activated .Be ware also PGND need for SMPS power ground.If VIN present 6-25V and ENLDO present 6 to 15V but LDO not present .check feedback on pin 7 LDO.if there is no feedback positively RT8206B damage.

If VIN present 6-25V and ENLDO present 6 to 15V and LDO present for 5V positively RT 8206B on good condition .Make sure LDO continuity to VL and triger EN1 and activated SMPS1.SMPS2 will activated after SMPS1 activated and become gate driver for both upper n channel 3V and 5V.

If all power above available but Ugate1 and 2 doesn’t come out, check FB1 SMPS1 Feedback Input. Connect FB1 to VCC or GND for fixed 5V operation. Connect FB1 to a resistive voltage divider from VOUT1 to GND to adjust output from 2V to 5.5V.and do same way for FB 2 to adjust output from 2V to 3.3V.

1.Take of  all non onboard device : processor , memory / SODIM , bloutooht , webcam , modem , wifi , card reader etc.

VS to Device (Lcd / led, hdd, optical, usb, wifi, bloutooth, keyboard, sound, camera etc.) For details on each Rail Voltage VS can be seen on the schema and Datasheet of motherboard and components as well as the device in question.

Signal the wave triger / Sensor / 2-way confirmation signal / data interface

signal function open / close gate charge of organizing stages enable / disable each component or PCI (Peripheral commucition interface). Microcontroller System signal is governed by where the manufacturer has made a firmware binary command to set logic gate interface and low count pin into each IC bios on each motherboard.

Different circuit  arrangement on the motherboard requires different  microcontroller to function properly, so that each system can accept input signal, process it and deliver the output signal in accordance with the program in the contents into it.

The microcontroller can easily be defined  as the brain of the device that is programmed to be able to interact with other embedded system .Embedded System cannot function independently.

Microcontroller need to trigger the CPU clock oscillator working on one instruction to the next instruction in microcontroller operation time of one or several clock cycles to run.

There are several types of memory found in the microcontroller, ROM (ReadOnly Memory) and RAM (Random Access Memory). ROM is used as storage firmware while modern electronic circuit uses EPROM (Erasable Programmable Read Only Memory) and EEPROM (Electrical Erasable Programmable Read Only Memory). CPU, memory, clock oscillator, and I / O are all integrated circuit. If some components are omitted, then the system can not work.

Unlike the simple Embedded controller, microcontroller on laptop motherboard are more complex embedded systems which have an external rom called the BIOS IC.

Read also: How to check no display

System Power States (S0-S5)

The System Power States are often referred in the AMT documentation. This blog post attempts to explain the various System Power States (S0-S5).

The overall power consumption of the system is referred to as System Power States. There are a total of six different power states ranging from S0 (the system is completely powered ON and fully operational) to S5 (the system is completely powered OFF) and the States(S1, S2, S3 and S4) are referred to as sleeping states, in which the system appears OFF because of low power consumption and retains enough of the hardware context to return to the working state without a system reboot.

The key characteristics of the eachstate that we care about are:

1)The overall Power the system consumes in a given state – Power Consumption.

2)Retention of the system content such as the volatile registers, memory caches, and RAM

Note on power state transition: System is Waking Up when the system is transitioning from the OFF State (S5) or any sleep state (S1-S4) to the ON State (S0) and the System is going to Sleep when the system is transitioning from ON state (S0) to OFF state (S5) or sleep state (S1-S4). Please note that the system cannot enter one sleep state directly from another, as it must enter the ON state before entering any other sleep state.

3)System Power State S0 the ON state: The system is completely operation, fully powered and completely retains the context.

4)System Power State S1 the Sleep state: The system consumes less power than S0 state. All Hardware & Processor context is maintained.

5)System Power State S2 the Sleep state: The system consumes less power than S1 state. Processor loses power and processor context and contents of the cache are lost.

6)System Power State S3 the Sleep state: The system consumes less power than S2 state. Processor & Hardware context, cache contents, and chipset context are lost. The system memory is retained.

7)System Power State S4 the Hibernate state: The system consumes the least power compared to all other sleep states. The system is almost at an OFF state, expect for a trickle power. The context data is written to hard drive (disk)and there is no context retained.

8)System Power State S5 the OFF state:The system is in a shutdown state and the system retains no context. Note that in power state S4 the system can restart from the context data stored on the disk, but in S5 the system requires a reboot.

Global states

1.G0 (S0): Working

2.G1, Sleeping subdivides into the four states S1 through S4:

3.S1: All processor caches are flushed, and the CPU(s) stop executing instructions. Power to the CPU(s) and RAM is maintained; devices that do not indicate they must remain on may be powered down.

4)S2: CPU powered off

5)S3: Commonly referred to as Standby, Sleep, or Suspend to RAM. RAM remains powered

6)S4: Hibernation or Suspend to Disk. All content of main memory is saved to non-volatile memory such as a hard drive, and is powered down.

    Read also:How to open an external drive on a Macbook

7)G2 (S5), Soft Off: G2 is almost the same as G3 Mechanical Off, but some components remain powered so the computer can “wake” from input from the keyboard, clock, modem, LAN, or USB device.

8)G3, Mechanical Off: The computer’s power consumption approaches close to zero, to the point that the power cord can be removed and the system is safe for dis-assembly (typically, only the real-time clock is running off its own small battery).

Furthermore, the specification defines a Legacy state: the state on an operating system which does not support ACPI. In this state, the hardware and power are not managed via ACPI, effectively disabling ACPI.

Device states

The device states D0-D3are device-dependent:

1)D0 Fully On is the operating state.

2)D1 and D2 are intermediate power-states whose definition varies by device.

3)D3 Off has the device powered off and unresponsive to its bus.

Processor states

The CPU power states C0-C3are defined as follows:

1)C0 is the operating state.

2)C1 (often known as Halt) is a state where the processor is not executing instructions, but can return to an executing state essentially instantaneously. All ACPI-conformant processors must support this power state. Some processors, such as the Pentium 4, also support an Enhanced C1 state (C1E or Enhanced Halt State) for lower power consumption.[7]

3)C2 (often known as Stop-Clock) is a state where the processor maintains all software-visible state, but may take longer to wake up. This processor state is optional.

4)C3 (often known as Sleep) is a state where the processor does not need to keep itscache coherent, but maintains other state. Some processors have variations on the C3 state (Deep Sleep, Deeper Sleep, etc.) that differ in how long it takes to wake the processor. This processor state is optional.

Performance states

While a device or processor operates(D0 and C0, respectively), it can be in one of several power-performance states. These states are implementation-dependent, but P0 is always the highest-performance state, with P1 to Pn being successively lower-performance states, up to an implementation-specific limit of n no greater than 16.

P-states have become known as Speed Step in Intel processors, as Power Now !or Cool ‘n’ Quiet in AMD processors, and as Power Saver in VIA processors.

1)P0 max power and frequency

2)P1 less than P0, voltage/frequency scaled

3)Pn less than P(n-1), voltage/frequency scaled

C   :CAPACITOR
D   :DIODE
F    :FUSE
L    :INDUCTOR
PC :POWER CAPACITOR
PD :POWER DIODES/DIODE
PL  :POWER INDUCTOR
PQ :POWER TRANSISTOR
PR :POWER RESISTOR
PU :POWER INTEGRATED CIRCUIT
Q   :TRANSISTOR
R   :RESISTOR
T   : Transformers
U   :INTEGRATED CIRCUIT/BGA CHIP/EMBEDDED CONTROLER/BIOS IC,ETC
X   : Terminal strips, terminations, joins, oscilator
Y   : Crystal
ABBREVIATION ON LAPTOP MOTHERBOARD DAN SCHEMATIC
AC             : Alternating current
ACDRV     : AC adapter to system-switch driver output
ACEDET   : Adaptor Current Detector
ACGOOD  : Valid adapter active-low detect logic open-drain output
ACIN         : Adaptor Current sensor Input
ACN           : Adapter current sense resistor
ACOP        : Input Over-Power Protection
ACOV        : Input Overvoltage Protection
ACP           : Adapter current sense resistor, positive input.
ADP+         : Adapter Positif Suplay
ADP_ID     : Adapter Identity
AGND       :Analog Ground
ALWP        :ALWAYS ON POWER
B+            : AC OR BAT POWER RAIL FOR POWER CIRCUIT
BATT        : Battery
BAT+        :BAT POWER RAIL FOR POWER CIRCUIT
BAT_DRV :Bat Fet Gate Driver
BAT_V      Battery Voltage
BOM         :BILL OF MATERIAL MANAGEMENT
BT             :BUTTON
BT_EN      :Bloototh Enable
BUZER      :Connected
BYP           :Baypass
CHGEN     : Charge enable active-low logic input
CIN            : Input Capacitor
CLK_EN    :CLKOCK ENABLE
CN              :CONECTOR
CRT           :Cathode ray tube
CSIN         :Current Sensor input Negative
CSIP          :Current Sensor input Positive
DC            :Direct current
DM           :DIM/DIM SOCKET/SOKET MEMORY/SOKET DDR
DOCK       :DOCKING SOCKET
EC            :Embedded Controler
EC_ON    :Embeded Controler Enable
EMI          :Elektromagnetic Interference
EN            :ENABLE
ENTRIP   :Enable Terminal
F               :FUSE
FSEL         : Frequency Select Input.
GATE        : Trigger gate
GND         :Ground
GP            :GROUND PIN
GPI          :General Power Input
GPIO        :General Power Input Output
HDMI       :High-Definition Multimedia Interface
ID             :Continuous Drain Current
IDM          :Pulsed Drain Current
IIN           : Operating Supply Current
IIN(SHDN): Shutdown Supply Current
IIN(STBY): Standby Supply Current
IS            :Continuous Source Current (Diode Conduction)
IVIN       :Battery Supply Current at VIN pin
JP            :JUMPER POINT
KBC        :Keyboard Controler
LCDV       :LCD POWER
LDO         :Linear Driver Output
LGATE     : Lower-side MOSFET gate signal
LPC          :Low Pin Count
LVDS       :Low-voltage differential signaling(SYSTEM PENSIGNALAN)
MBAT      :MAIN BATTERY
NB           :North Bridge
ODD         :OUTPUT DISC DRIVE
PCI          :Peripheral Component Interconnect
PGOOD    : Power good open-drain output
PIR          :PRODUCT IMPROVED RECORD
PSI#        :Current indicator input
PVCC       : IC power positive supply
RSMRST  : Resume Reset
RTC          :REAL TIME CLOCK
SB            : South bridge
SHDN       :Shutdown
SYS_SDN :System Shutdown
SPI           :Serial Peripheral Interface
TD            :Death Time
THRM      :THERMAL SENSOR
TMDS       :Transition Minimized Differential Signaling(TRANSMISI DATA TEKNOLOGY)
TP             :TES POINT
TPAD        :THERMAL PAD
UVLO        : Input Undervoltage Lock Out
V               :RAIL(POWER)
V+            :Positive Voltage
VADJ        : Output regulation voltage
VALW       :ALWAYS ON POWER
VALWP     :VALW PAD
VBAT        :BATTERY POWER
VCCP        :power chip(ich,graphic chips)
VCORE     :POWER PROCESOR
VDD          : Control power supply
VDDR       :POWER DDR (VDRAM/VRAM/VMEM)
VDS          :VOLTAGE DRAIN SOURCE
VFB          : feedback inputs Power
VGS          :VOLTAGE GATE SOURCES
VIN          : Input Voltage Range
VIN           :ADAPTER POWER SUPLAY(vol_in)
VL            :Power Lock
VL            :voltage across the load/Tegangan beban resistor
VL            :Voltage Linear
VLDOIN  :Power supply of the VTT and VTTREF output stage (to powerMOS).
VOT         :Volt_out
VRAM      :Power Memory
VREF       :POWER REFERENCES/SCHEMA REFERENCE
VS            :SWITCH POWER
VS+         :SUPPORT VOLTAGE POSITIVE
VSB         :POWER SWITCH BUTTON
VSS         : Signal ground.
VSW        :POWER SWICT
VTT         : Memory Termination Voltage
VTERM    :Memory Termination Voltage
VUSB       :POWER USB
VGA         :POWER VGA (VGPX/VGPU/VCVOD)
VGFX       :POWER GRAPHIC CHIP  
VREF       :VOLTAGE REFERENCES

Laptop motherboard power requirements in order to switch on first are the availability of 3V and 5VALW. As a technician you have to be careful when finding 5VALW missing. Switched on first cause of several motherboard, 5VALW appear after switch on then 3V_ALW or 3VPCU which provides power supply to the EC , BIOS IC , South Bridge ( SB ) , clock generator and oscillator on ALW voltage .

VSB or switch voltage button (3.3V) will appear after Bios and EC powered. some of laptop motherboard will found 17V switch voltage on one of pin switch button but after switch -on voltage is changed to be 3.3 V this is normal.

Press power button ( short to ground ) then 3.3VSB will turn into 0V and back to 3.3V and if standby VSB 17V press power button VSB become 0V and back to 3.3V. If this happens, power button is okay.

After pressing power button, signal is  being sent to the EC ( Embedded controller NPCE 885LAODX ) signal names is NBSWON # most other brands of EC signal name may SW_ON, EC_ON or whatever name of the signal as long as signal coming from SW1 sent to EC , this voltage must respond in the same manner of testing power button , BIOS IC and firmware connected to SPI interface to the EC.

In other to ensure EC BIOS is working properly, RSMRST # signal  of 3.3V must be present. RSMRST# signal sometimes appear after switch on and other motherboard without switch on 3.3 V already present .Modern Motherboard has 2 or 3 IC BIOS.

Other important signal from EC is DNBSWON # ,this is PWR_BTN signal to switch on South bridge sent by the EC after receiving NBSWON # signal from power button . DNBSWON # 3.3V must be present otherwise it would not switch on.

After this signal appears then the SB will sent SUSCLK # signal back to the EC and turn on VS as trigger for all switching gate driver as VR_ON , Suson , MAINON , S5_ON or SLP_S3 , SLP_S4 and SLP_S5 . and for all the Vs voltage to the Device.

Case study of RT8206A/B a dual step-down regulator

Laptop Motherboard needs 3V and 5V to power up. This 3V_ALW supply gives power to VSB (voltage switch button), EC Bios IC-EC (embedded controller), SB(South bridge) and more other important component .5V supply powers devices such as USB, HDD, Optical etc.

Without 3V and 5V Power supply, the mother board will be totally dead.RT8206A/B dual step-down, switch-mode power supply(SMPS) controller generates logic-supply voltages in battery-powered systems. The RT8206A/B includes two pulse-width modulation (PWM) controllers fixed at 5V/3.3V or adjustable from 2V to 5.5V. An optional external charge pump can be monitored through SECFB(RT8206A).

This device also features a linear regulator providing a fixed 5V output. The linear regulator provides up to 70mA output current with automatic linear-regulator bootstrapping to the BYP(pin 9)switchover source voltage input for the LDO.

The RT8206A/B includes “on-board power-up sequencing”, the power-good outputs,internal soft-start, and internal soft-discharge output that prevents negative voltages on shutdown.

INPUT POWER

1.VIN (Pin 6) 6v-25V

Power-supply Input.This input value between 6V to 25V according adapter or battery usage and ADP+power source. VIN is used for the constant on-time PWM one shot circuits. VIN is also used to power the linear regulators. The linear regulators are powered by SMPS1 if VOUT1 is set greater than 4.66V and BYP is tied to VOUT1.

2.ENLDO (Pin 4) 6V-15V

LDO Enable Input. The REF/LDO is enabled if ENLDO is within logic high level and disable if ENLDO is less than the logic low level.This power input between 6V to 15V ,for some other circuit, VIN or B+ is supplied using other diodes. After VIN and ENLDO power present, LDO(pin 7) will having output for 5V, a linear voltage (VL) which is supplied to activate EN1(pin 14) and En2(pin 27).

EN1 is SMPS1 input enable than SMPS output will trigger Upper n channel gate trough UGATE1(pin 15) for 5V.

EN2 is SMPS2 input enable for UGATE2. SMPS output will trigger Upper n channel gate trough UGATE1(pin 15) for 5V .High-Side MOSFET Floating Gate-Driver Output for SMPS1. and swings between PHASE1/2 and BOOT1/2.PVCC (pin 19) PVCC is the supply voltage for the low-side MOSFET driver LGATEx.

Connect a 5V power source to the PVCC pin (bypass with 1uF MLCC capacitor to PGND if necessary). There is an internal 10Ω connecting from PVCC to VCC. Make sure that both VCC and PVCC are bypassed with 1uF MLCC capacitors.PVCC input coming from VL .if LDO no voltage present than PVCC will not triger Lower n channel mosfet.

VCC (pin3) is analog supply input voltage for PWM core. Without this power SMPS will not be activated .Also PGND is needed for SMPS power ground.If VIN is present 6-25V and ONLDO present 6 to 15V but LDO not present .check feedback on pin 7 LDO.if there is no feedback positively RT8206B damage.

If VIN present 6-25V and ENLDO present 6 to 15V and LDO present for 5V positively RT 8206B on good condition .Make sure LDO continuity to VL and triger EN1 and activated SMPS1.SMPS2 will activated after SMPS1 activated and become gate driver for both upper n channel 3V and 5V.

If all power above available but Ugate1 and 2 doesn’t come out, check FB1 SMPS1 Feedback Input. Connect FB1 to VCC or GND for fixed 5V operation. Connect FB1 to a resistive voltage divider from VOUT1 to GND to adjust output from 2V to 5.5V.and do same way for FB 2 to adjust output from 2V to 3.3V.

RSMRST# When the Power,Bios,Ec are OK, the RSMRST# will go Hi. In the other word,this pin go Low only when the systemreset.If BIOSdata is error,RSMRST# wont go HI. When SIO(EC) get +V_RTC the crystal will work.

1. RTC have to be oscillating(32.768KHz).

2. RTCRST# have to be high.

3. RSMRST# have to be inactive (high).

4. PWRBTN# have a trigger.

5. LOW_BAT# have to be inactive (high). If this 5 present, then EC will recieve SLP_S3# / SLP_S5 from ICH/PCH, in the old ICH or some deferent circuirity SLP_S3 and SLP_S5 will generate directly from ICH,or both EC and PCH having this signal also. When All+V?S/+V? powers are ready, PWR_GOOD will tie to high to turn on CPU powers(+VCCP and +VCC_CORE). SB/PCH Power good--->SB/PCH pwr_btn--->PCH RUN SUSB# from PCH toSIO pull up the signal SLP_S3# The signal is used to shut power off /on through logic gate transistor or IC SUSC# from PCH to SIO pull up the signal SLP_S5# The signal is used to shut power off /on through logic gate transistor or IC ICH/SB,MCH & CPU Signal Checking IMVP_PWRGD => CLK_ENABLE# => RESET_OUT#=> ICH_PWRGD => PLTRST# => PCI_RST=> H_PWRGOOD CPU generate the first cycle to read the BIOS code CPU bus DMI LPC SPI CPU ===> GMCH===> ICH===>SIO ===> BIOS CPU MASTER POWER VR_ON Enable--->+VCCORE 08VS to 1,5VS Memory +VTT and +V1.5VS (DDR3) is ok, the PGOOD VTT_PWRGD pull high to CPU first than ICH will tie H_PWRGD to high ,then NB will tie CPURST# to reset CPU. Crystal clock Oscilator CLOCK SUMMARY (1) 32.768KHz to SIO Required +V_RTC and to ICH(chipset) also Required +V_RTC (2) 49.152MHz to (audio controller) Required +V3S (3) 27MHz to Graphic chip (video controller )Required +V3S (4) 14.318MHz to (clock Generator) Required +V3S Make sure crystal is oscillating for EC(SIO),SB/ICH/PCH and VGA or it will no post Clock Generator Elementary required 1) Power : +V3S (2) Crystal : 14.318MHz (3) Control : PCISTOP# , CPUSTOP#_ is HI When +VCC_CORE is ready, CLKEN#will go high to enable clock-Generator and turn all clock. PCI_STOP# and CPU_STOP# must beat high otherwise some clocks will be turned off. Clock out -->SIO(EC)-->PCH/SB-->NB-->CPU LPC_Frame-->SB output signal is high Note High signal can be identified by measuring 3.3V available

PDF: jpg2pdf.pdf